Published on Mon Aug 14 2017

A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)

Saber Moradi, Ning Qiao, Fabio Stefanini, Giacomo Indiveri

Neuromorphic computing systems comprise networks of neurons that use asynchronous events for both computation and communication. This type of representation offers several advantages in terms of bandwidth and powerconsumingconsumption in neuromorphic electronic systems. However, managing the traffic of asynchronous events in large scale systems is a daunting task.

0
0
0
Abstract

Neuromorphic computing systems comprise networks of neurons that use asynchronous events for both computation and communication. This type of representation offers several advantages in terms of bandwidth and power consumption in neuromorphic electronic systems. However, managing the traffic of asynchronous events in large scale systems is a daunting task, both in terms of circuit complexity and memory requirements. Here we present a novel routing methodology that employs both hierarchical and mesh routing strategies and combines heterogeneous memory structures for minimizing both memory requirements and latency, while maximizing programming flexibility to support a wide range of event-based neural network architectures, through parameter configuration. We validated the proposed scheme in a prototype multi-core neuromorphic processor chip that employs hybrid analog/digital circuits for emulating synapse and neuron dynamics together with asynchronous digital circuits for managing the address-event traffic. We present a theoretical analysis of the proposed connectivity scheme, describe the methods and circuits used to implement such scheme, and characterize the prototype chip. Finally, we demonstrate the use of the neuromorphic processor with a convolutional neural network for the real-time classification of visual symbols being flashed to a dynamic vision sensor (DVS) at high speed.

Wed Jun 10 2015
Neural Networks
Memory and information processing in neuromorphic systems
A striking difference between brain-inspired neuromorphic processors and current von Neumann processors is the way in which memory and processing is organized. In this paper we present a survey of brain-inspired processor architectures that support models of cortical networks and deep neural networks.
0
0
0
Fri Jul 24 2020
Neural Networks
Dopant Network Processing Units: Towards Efficient Neural-network Emulators with High-capacity Nanoelectronic Nodes
The rapidly growing computational demands of deep neural networks require novel hardware designs. Recently, tunable nanoelectronic devices were developed based on hopping electrons through a network of dopant atoms in silicon. These "Dopant Network Processing Units" are highly energy-efficient and have potentially very high throughput.
0
0
0
Thu Jun 25 2020
Neural Networks
Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
In-memory computing mixed-signal neuromorphic architectures provide promising ultra-low-power solutions for edge-computing sensory-processing applications. The circuit's ability to produce biologically plausible neural dynamics with compact designs, optimized for the large-scale spiking neural networks in neuromorphic processors.
0
0
0
Thu Mar 26 2020
Neural Networks
Accelerated Analog Neuromorphic Computing
This paper presents the concepts behind the BrainScales (BSS) accelerated neuromorphic computing architecture. The architecture is based upon a continuous-time, analog, physical model implementation of neurons andsynapses, resembling an analog neuromorphic accelerator attached to build-in digital compute cores.
0
0
0
Wed Aug 05 2015
Neural Networks
INsight: A Neuromorphic Computing System for Evaluation of Large Neural Networks
Deep neural networks have been demonstrated impressive results in various cognitive tasks. In order to execute large networks, Von Neumann computers store the large number of weight parameters in external memories. This leads to power-hungry I/O operations and processing bottlenecks.
3
0
0
Tue Jul 21 2015
Neural Networks
A neuromorphic hardware architecture using the Neural Engineering Framework for pattern recognition
We present a hardware architecture that uses the Neural Engineering Framework(NEF) to implement large-scale neural networks on Field Programmable Gate Arrays (FPGAs) for performing pattern recognition in real time. The architecture is not limited to handwriting recognition, but is also applicable as an extremely
0
0
0